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Induced strain mechanism of current collapse in AlGaN ÕGaN heterostructure
field-effect transistors
G. Simin,a) A. Koudymov, A. Tarakji,b) X. Hu, J. Yang, and M. Asif Khan
Department of Electrical Engineering, University of South Carolina, Columbia, South Carolina 29208
M. S. Shurc) and R. Gaska
Sensor Electronic Technology, Inc., Cavalier Way, Latham, New York 12110
~Received 2 May 2001; accepted for publication 24 August 2001!
Gated transmission line model pattern measurements of the transient current–voltage characteristics
of AlGaN/GaN heterostructure field-effect transistors~HFETs! and metal–oxide–semiconductor
HFETs were made to develop a phenomenological model for current collapse. Our measurements
show that, under pulsed gate bias, the current collapse results from increased source–gate and
gate–drain resistances but not from the channel resistance under the gate. We propose a model
linking this increase in series resistances~and, therefore, the current collapse! to a decrease in
piezoelectric charge resulting from the gate bias-induced nonuniform strain in the AlGaN barrier
layer. © 2001 American Institute of Physics.@DOI: 10.1063/1.1412282#
The so-called current collapse1–4 and long-term stability
are the most important problems preventing large-scale prac-
tical usage of nitride-based heterostructure field-effect tran-
sistors ~HFETs! and metal–oxide–semiconductor HFETs
~MOSHFETs! in ultra-high-power microwave systems. The
current collapse manifests itself as a reduction of the device
current when a large alternating signal is applied to the gate.
This reduction is the main reason why the output power of
AlGaN/GaN HFETs is considerably smaller than the value
expected from steady-stateI –V characteristics. For example,
a typical AlGaN/GaN HFET with a maximum saturation cur-
rent aboutI DS'1 A/mm and the knee voltageVKN'5 V at a
moderate drain bias ofVD535 V, should deliver an output
power
POUT'I 03~VD2VKN!/2'7.5 W/mm, ~1!
where I 0'I DS/2 is the operating dc current. However, for
such a device, even under pulsed drain bias and pulsed rf
drive, conditions eliminating the device self-heating, the
measured rf output power is, typically, about 2–4 W/mm. Of
course, the maximum output power depends strongly on the
input–output impedance matching. However, as we recently
showed,1 a precise load-pull tuning leads to the measured
values of the output power that are very close to those given
by Eq. ~1! if one uses the actual valueI 00 of the device dc
current measured under a rf drive on the gate. Hence, we
conclude that the impedance mismatch is not the main reason
for the difference between the expected and measured rf
powers. We also showed thatI 00 differs from I 0 much more
than might be expected from transistor transfer curve nonlin-
earity and that this difference is a direct manifestation of the
current collapse.1
In spite of a large number of studies of the current
collapse,1–7 the physical mechanism of the effect has re-
mained somewhat mysterious even though the phenomenon
has been observed in almost all AlGaN/GaN HFETs and
MOSHFETs. In this letter, we present the results of the ex-
periments that allow us to locate the device active layer re-
gions responsible for the current collapse. We used gated
transmission line model~GTLM! measurements8,9 @see Fig.
1~a!# under pulsed gate bias conditions in order to isolate the
changes of the channel resistance under and outside the gate
during the transient. The gate lengths in sequential sections
of the GTLM varied from LG510mm to LG5100mm,
whereas the gate–source and gate–drain openings were kept
constant atLGS5LGD510mm. The width of all the sections
was W5200mm. Gate voltage pulses~typically, 1–100 s
long! were used to bias the devices from pinch-off to open
channel conditions@Fig. 1~b!#. We used two levels of the
drain bias: well below and well above the knee voltage in
order to study the device behavior in both linear and satura-
tion regimes.
The device epilayer structures were grown by low-
pressure metal–organic chemical-vapor deposition
~MOCVD! on insulating 4H–SiC substrates. The typical het-
erostructure consists of a 1–1.5mm insulating GaN layer
capped with a 25 nm Al0.2Ga0.8N barrier layer. The measured
room-temperature Hall mobility and sheet carrier concentra-
tion were 1100–1400 cm2/V s and (0.9– 1.3)31013cm22, re-
spectively. Source–drain Ohmic contacts were fabricated us-
a!Electronic mail: simin@engr.sc.edu
b!Currently with Sensor Electronic Technology, Inc., Cavalier Way, Latham,
NY 12110.
c!Also with CIEEM and ECSE, Rensselaer Polytechnic Institute, Troy,
NY 12110.
FIG. 1. ~a! GTLM pattern~charge-coupled-device image! and ~b! gate and
drain voltage pulses used in transient measurements; 2.0 s/div; 2.0 V/div
~the gate pulse!; 0.5 V/div ~the drain pulse!.
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ing Ti/Al/Ti/Au electrodes annealed at 850 °C for 1 min in
nitrogen ambient. Prior to the gate fabrication, a 15 nm SiO2
layer was deposited on part of the heterostructure using
plasma-enhanced chemical-vapor deposition. This SiO2 layer
was added to fabricate MOSHFETs on the same wafer, along
with regular HFETs. Finally, a~Ni/Au! gate electrode was
deposited using a standard lift-off technique. A reactive-ion-
etched mesa was used for device-to-device isolation.
Let us first discuss the results obtained in the linear
mode of device operation. In this case, the total resistance of
the GTLM section measured at any moment of timet of the
transient process is given by
RT~ t !5RGS1RCH~VG!1RGD, ~2!
whereRGS and RGD are the resistances of gate–source and
gate–drain openings, respectively, andRCH is the gate
voltage-dependent resistance of the channel under the gate.
In principle, all three components of the resistanceRT might
depend on time. Since the drain bias is well below the satu-




where therS0 andrSG are the sheet resistances of the two-
dimensional~2D! channel outside and under the gate of the
device, respectively. Here, we neglected the contribution
from the contact resistances to the total resistance due to
relatively large gate–source and gate–drain openings. The
total resistance of the GTLM section can be then rewritten as
RT~ t !52rS03LGS/W1~rSG/W!3LG . ~3c!
The total resistances of the GTLM sectionsRT(0) andRT(t)
were measured in the beginning of the transient process and
at the end of the gate pulse~when the current is close to its
steady-state value!, respectively. The corresponding depen-
dencies ofRT(0) andRT(t) on the gate length are shown in
Fig. 2~a!. Figure 2~a! also shows the differenceDR5R(t)
2R(0) as a function of gate lengthLG . The slope of the
RT(LG) line represents the channel resistance under the gate,
while the interceptRT(LG50) gives the total resistance of
the gate–source and gate–drain openingsRGS1RGD at a
given moment during the transient. As can be seen from Fig.
2~a!, both dependencies are linear and have very close slopes
but different intercepts. Therefore, we conclude that the time
dependence of device current in this linear regime of opera-
tion is caused by the transient variations of the gate–source
and gate–drain resistances, while the channel resistance un-
der the gate remains unaffected. Similar dependencies with
equal slopes and different intercepts were measured for
MOSHFET devices.
Figure 2~b! shows the GTLM measurement results for a
high drain bias case corresponding to the current saturation
regime. Since the gate length in our GTLM exceeds 10mm,
the velocity saturation effects do not determine the saturation
current. Indeed, the effect of the saturation velocity is domi-
nant when a5m(VGS2VT)/(nSLG)@1, where m is the
field-effect mobility,VGS is the gate-to-source voltage,VT is
the threshold voltage,nS is the electron saturation velocity,
and LG is the gate length. For the measured GTLM,m
;1000 cm2/V s, LG>10mm, nS;2310
5 m/s, VT;25 V,
and forVGS50, we havea<0.25. In this case and assuming






where gCH51/RCH(LG) is the channel conductance,VG is
the gate voltage,VT is the threshold voltage, andRS is the








Equation~5! describes the same gate length dependence of
the device ‘‘transfer resistance,’’RTR5(VG2VT)/(2I DS),
for the saturation regime and is similar to Eq.~3c!, which is
valid for the linear regime. The GTLM results from Fig. 2~b!
show that, in the saturation regime, the current transient pro-
cess is again controlled by the variations of the source–gate
and gate–drain resistances rather than by the channel resis-
tance under the gate. Similar dependencies were also mea-
sured for the MOSHFET devices.
According to these results of the GTLM measurements,
the source and drain series resistances are responsible for the
current collapse. An increase in the source series resistance
should result in a decrease of device current. An increase in
both source and drain series resistances should result in an
increased knee voltage. These are precisely the observations
in the current collapse behavior. Therefore, our data of Fig. 2
clearly establish a linkage between gate pulsing, the resulting
increase in the source–gate and gate–drain series resistances,
and the current collapse. One possible explanation for the
increase in series resistance values during the transient is the
change in strain under and outside the gate region. When the
gate bias changes from the starting point toward a more
negative value, the electric field in the AlGaN barrier layer is
i creased. This electric fieldF'VT /d, whered is the thick-
FIG. 2. Gate length dependencies of
total resistance in the linear regime~a!
and transfer resistance in the satura-
tion regime~b!. Circles and triangles
show the data measured in the begin-
ning and at the end of the transient,
respectively. Dashed lines with
squares show the gate length depen-
dencies of the change in device resis-
tancesDR. Open circles show the re-
sults of the simulations based on the
proposed induced strain model.
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ness of AlGaN layer, is about 5 V/250 Å'2.5 MV/cm,
which is quite comparable to the built-in piezoelectric field.
If the GaN layer is not strained then the AlGaN barrier layer
simply adjusts its lattice constant to that of the underlying
GaN layer.11 Thus, the change in the electric field with gate
biasing should not affect the strain. However, we believe that
the surface region of the GaN layer is strained to a certain
degree as well. Thus, the change in the electric field~com-
parable to the piezoelectric field! should affect the strain.
Consequently, upon application of negative gate bias and due
to the piezoelectric effect, the tensile strain in the AlGaN
layer under the gate increases. This should push the AlGaN
barrier layer sideways, thereby decreasing the tensile strain
outside the gate near the gate edges and, hence, the piezo-
electric charge in the AlGaN barrier material in these regions
~see Fig. 3!. This should result in increased source–gate and
gate–drain resistances. Only slow processes of the piezoelec-
tric charge adjustment and/or trapping affects are available to
these regions to offset this piezoelectric charge reduction.
Therefore, when the gate voltage swings back to its starting
values the charges in the source–gate and gate–drain open-
ings cannot instantly readjust to the original values. This
should give rise to the observed current collapse. For the
AlGaN layer under the gate, the gate metal provides a ready
source of electrons to adjust the generated piezoelectric
charge. Therefore, this region does not contribute to the cur-
rent collapse.
In Fig. 4 we include the pulsed transfer characteristics
~squares! and the transient drain current measured when the
gate voltage pulse returned to zero~triangles! as a function of
gate voltage amplitude for a conventional 1.5mm gate
AlGaN/GaN HFET. As seen from these data, at negative bias
the current corresponding to zero pulsed gate voltage is
smaller than the dc current. This is a clear manifestation of
current collapse. Also from Fig. 4, the magnitude of this
current collapse varies nearly linearly with the gate voltage.
However, at positive gate voltage, the transient ‘‘return’’ cur-
rent atVG50 exceeds the dc current. These observations can
be explained by our proposed model for current collapse.
Due to gate biasing, the induced strain should vary nearly
linearly with the voltage, giving rise to a monotonic increase
in the electric field, induced strain, piezoelectric charge, and
hence, the series resistance. A positive gate voltage pulse
should change the sign of the induced strain in the barrier
layer outside the gate, thereby resulting in induced accumu-
lation charges. This should, in turn, decrease the series resis-
tances, and hence, increase the current.
In conclusion, we reported on the gated transmission line
model measurements of the transient current–voltage char-
acteristics of AlGaN/GaN HFETs and MOSHFETs. Our data
show that the source and drain series resistances are respon-
sible for the current collapse. These resistances may increase
from the induced strain due to gate voltage swing. Our pro-
posed model based on the measured data for AlGaN/GaN
HFETs and MOSHFETs explains nearly all the observations
in the current collapse phenomenon.
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FIG. 3. Band diagrams and schematic illustration of strain in AlGaN and
GaN layers induced by gate voltage. Under zero gate bias strain is tensile in
the top AlGaN layer and compressive at the GaN layer surface. Negative
gate bias increases tensile strain in the AlGaN layer under the gate and
decreases strain outside the gate.
FIG. 4. Pulsed transfer characteristic~squares! and the dependencies of
‘‘return’’ current on gate pulsed bias~triangles!. Applied pulsed gate voltage
changes from zero to theVG value. Dashed line shows the dc drain current
also corresponding to a zero gate voltage pulse.
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